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1. INTRODUCTION
Power management flexibility and reliability of
power inverter systems can be improved when a
modular structure resulting from the paralleling of
single inverter modules is adopted. On one hand,
the modular structure enables the total power in-
crease of the power inverter system by increasing
the number of inverter modules. Furthermore, for a
fixed power capability, device stresses can be re-
duced by adding inverter modules, since the power
density handled by each module is reduced. On the
other hand, redundant modules can be included,
this leading to fault-tolerant modular structures in
the case of inverter module failure. Accordingly, the
power inverter system reliability is improved [8–10].
However, parallel inverter modules are usually non-
identical due to the finite tolerances in the power
stage parameters, this resulting in an unbalanced
current-sharing among the modules. Consequently,
one or more modules may handle an excessive load
current.
In order to prevent this problem, the Master-Sla-
ve control technique is one of the several control po-
licies ensuring both the output voltage amplitude re-
gulation and the desired current distribution among
the power inverter modules [8]. This technique is
based on the principle of that one of the inverter
modules is constrained to behave as a sinusoidal
voltage source (Master inverter), while the other
modules behave as balanced current sources (Slave
inverters). These requirements can be fulfilled on
one hand, by means of the design of a voltage con-
trol loop for the master inverter ensuring the trac-
king of an external sinusoidal reference signal. On
the other hand, the balanced current sources be-
havior is performed by designing a current-control
loop for each of the slave inverters, where the in-
ductor current of the Master inverter acts as a cur-
rent reference. This control policy has been gene-
rally applied to PWM-based parallel inverters [9].
In this case, the design of all the aforementioned
control loops is based on a linearized power stage
model, this leading to output waveforms sensitive to
power stage parameter variations, such as the out-
put load. Alternatively to PWM control strategies,
and based on their robustness properties in front of
parameter variations, sliding-mode control tech-
niques have been applied to the control loop design
of several power systems such as single switching
DC-DC converters [4, 6], single inverters [2, 7] and
to a central-limit control scheme for parallel-connec-
ted switching DC-DC power supplies [10].
The work here reported presents the design of a
master-slave sliding-mode control scheme for an in-
verter system of N buck-based parallel-connected
inverters. The paper is organized as follows: based
on the master-slave control approach, section two
introduces a set of switching surfaces and their cor-
responding sliding control laws leading to the de-
sired steady-state behavior in the sense of output
voltage regulation and balanced current sharing.
Subsequently, in section three, the obtention of the
overall inverter system sliding domain is derived in
terms of the output filter Bode diagrams of each
converter and the output signal parameters (ampli-
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tude and frequency), this facilitating the subsequent
design. Experimental results obtained in an electro-
nic prototype of two parallel-connected inverters
loaded with a nonlinear load are shown in section
four. Finally, the last section summarizes the con-
clusions of the work.
2. INVERTER MASTER-SLAVE SLIDING CONTROL
Figure 1 shows a power inverter system com-
posed by N parallel-connected Buck converters.
The main goal of the control policy is to provide
both AC output voltage regulation and balanced
current-sharing among the inverter modules. In this
work the sliding mode control technique has been
adopted to achieve these control features due to its
robustness in from of perturbations, namely varia-
tions of the input voltage and/or in the load [2, 7].
As far as the voltage regulation is concerned, the
following switching surface proposed by Carpita et.
al. [7] has been applied due to its independence to
the converter parameters:
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Fig. 1 Electrical scheme of N parallel-connected Buck power con-
verters
The dynamical behavior of this system can be
represented by the following state equation:
(1)
where ui designates the control input of ith-conver-
ter. The control variable ui takes values in the dis-
crete set ui ∈ {1,−1} corresponding to a full bridge
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This switching surface will be assigned to one of
the Buck inverters in order to track the AC voltage
reference signal.
The balanced current-sharing among the inverter
modules can be performed by means of a Master-
-Slave control algorithm, in the sense of that the
inductor current of the voltage-controlled converter
(acting as a Master) is considered as the inductor
current reference for the other inverter modules
(Slaves).
In terms of sliding mode control the following
switching surfaces can be proposed to achieve the
previous requirements:
(3)
Therefore, this sliding mode control considers a
voltage loop (Master module) and N−1 current
loops (Slave modules).
It can be pointed out that, from the equations
(2) and (3), proper control actions lead to the de-
sired steady state sliding motion, that is:
These control actions can be obtained from the
Lyapunov stability criteria by imposing (i = 
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The previous control policy has been simulated
with MATLAB-SIMULINK software in the case of
three parallel-connected Buck converters with the
following mismatched parameters E1 = E2 = E3 = 50 V,
L1 = 1 mH, L2 = 500 µH, L3 = 750 µH, C1 = 60 µF,
C2 = 20 µF, C3 = 60 µF, rL1 = rL2 = rL3 = 0 Ω, RL = 10 Ω,
α = 5000 when a desired output voltage is fixed
to vo(t) = 40 sin(2π50t). Figure 2 shows the output
voltage and the inductor currents obtained in the
simulation.
3 DESIGN RESTRICTIONS
The desired steady-state assume a sliding motion
over all the switching surfaces defined in (3). Con-
sidering a single switching surface σi, and the corre-
sponding control law ui, and accounting for sliding
mode control principles, the sliding motion over σi
is ensured when the state trajectories of the overall
system intersect this switching surface into a region,
defined as the sliding domain of σi [4, 5]. This sli-
ding domain can be determined from the obtention
of the corresponding equivalent control, ueq i which
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from the later, the steady state equivalent control is
given by:
(6)
The sliding domain can be obtained by imposing




This expression corresponds to the frequency re-
sponse of the ith-converter output filter taking into
account the parallel connection, which transfer
function is given by:
(9)
As a result, the sliding domain of σi can be ex-
pressed as a function of this frequency response
and the output signal parameters (amplitude A and
frequency ω).
Therefore the sliding regime over σi is ensured
for the values of the output amplitude-input voltage
ratio A/Ei lying below the plot of the output filter
response γi(ω).
As the sliding motion has to be ensured over all
the switching surfaces this previous analysis must be
performed for all of them. As a result, the sliding
domain of the overall system correspond to the in-
tersection of the individual sliding domains, this
leading to the following condition:
(10)
Figure 3 shows the frequency responses γi(ω) for
a parallel-connected inverter system composed by
three-Buck converters with the parameters defined
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Fig. 2 Simulation results of a Master-Slave three parallel-connected 
Buck power converters
in section 2 and the single frequency responses
when no parallel connection is adopted. In this
Figure the dashed area displays the set of values of
A/E as function of ω where the sliding motion is
guaranteed. where Z(s) is the load impedance. This last expres-
sion suggest that when the parallel system feeds a
reactive load the design procedure exposed above
can also be applied by using the Bode diagram of the
output filters loaded with the reactive impedance.
It can be noted that this previous analysis is ge-
neral and can also be used to study what is the re-
sulting sliding domain when several modules are
added or excluded to the modular inverter system.
From (9), as it has been previously mentioned,
the damping factor always decreases when the num-
ber of parallel-connected modules increases where-
as the resonant frequency depends on both the
number of converters and the resulting total capaci-
tance CT. For instance, starting from N
−
parallel-
-connected inverters with a total capacitance CT
−
,
where the sliding motion is ensured, the desired
steady state behavior can be reached again when




is the final number of connected modu-
les and CT
+
is the resulting total capacitance. 
4. CONTROL SYSTEM IMPLEMENTATION
4.1. Control system circuit description
The inverter control strategy suggested in section
3 has been implemented using a Field Program-
mable Gate Array. The FPGA-based control scheme
and a photo of the PCboard are shown in Figures
4 and 5 respectively.
The prototype has been designed for handling
any 84 pins FPGA of the XC4000E series from Xi-
linx, with PLCC package.
The acquisition system includes two MAX118
A/D converters of 7 analog input channels, 8 bits ac-
curacy, operating at a maximum conversion frequ-
ency of 1MS/s. The result of the binary conversion
is introduced into the Xilinx FPGA, which has to
be properly programmed to carry out all the oper-
ations involved in computing the control law.
The 2.5 V voltage reference required for the two
A/D converters is delivered by a MX584 voltage
reference chip.
On the other hand, the PCboard also includes 16
microswitches acting as a 16 digital inputs and two
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Fig. 3 Values of A/E (dashed area) where the steady-state behavior 
can be reached in three parallel-connected Buck based inverters 
Comparing with the case of a single inverter [1],
it can be noted that the paralleling connection
modifies the resonant frequency and decreases the
damping factor of the frequency response of the
ith-converter output filter. Consequently these con-
siderations have to be taken into account in the de-
sign procedure. Explicitly, as far as load variations
are concerned, when the load decreases the dam-
ping factor of the over all system decreases too. For
this reason, the design has to take into account the
minimum load value for which a sinusoidal output
signal is desired.
The sliding domain analysis is not restricted to
resistive loads and can be generalized to nonlinear
loads, leading to a sliding domain given by:
where iz is the current flowing in the nonlinear
load. In this case the parallel system trajectory will
escape from the sliding surface when the load has
current discontinuities. Consequently the control
policy has to be designed in order to recover the
desired sliding motion.
On the other hand, in the case of reactive loads















































The FPGA configuration is stored in a 256 Kbits
AT17C256 EEPROM memory from Atmel. 
Finally, a 6 MHz clock circuit, a reset push but-
ton (RES) enabling the FPGA flip-flops initializati-
on, another push button (PROG) allowing a hot re-
programmability of the FPGA, and several operatio-
nal amplifiers for analog input signals conditioning
purposes, have also been implemented.
4.2. Control system circuit operation
Figure 6 shows the main blocks of the FPGA-ba-
sed control system: the role of the »memory« block
is to store the values of the coefficients of the swit-
ching surface, the inductor current samples of each
converter iL1(n), iL2(n) and the samples of the sum of
the voltage error and its derivative e⋅ [n] + αe[n]; the
»arithmetic« block is in charge of computing the
value of the switching surface corresponding to
each converter. Finally, the »sequential« block es-
tablishes the signals to control the operation of the
A/D converters and the digital circuits embedded
into the FPGA.
The »memory« block scheme is depicted in detail
in Figure 7. The inputs of this block are on one
hand the converters state variables iL1(n), iL2(n),
e⋅ [n] + αe[n] which are sampled with 8 bits accuracy,
and on the other hand a set of »digital inputs« cor-
responding to the values of the coefficients multi-
plying the state variables, which are introduced with
8 bits accuracy by means of the microswitches.
In addition, the arithmetic block depicted in Fi-
gure 8 includes both a c.a.2 multiplier which per-
forms the product between the state variables sam-
ples and the coeficients, and a 16 bits accumulator
which adds the different products in order to obtain
the surface value related to each converter. The
switching converters control values are finally com-
puted in the »control signals generator« block ac-
cording to the sign of each switching surface.
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Fig. 4 FPGA-based control scheme
Fig. 5 PCboard of the control system
Fig. 6 Main blocks of the FPGA-based control system
L1 = 1.75 mH, L2 = 1.25 mH, C1 = C2 = 60 µF, rL1 =
= 133.1 mΩ and rL2 = 107.2 mΩ. The switching-fre-
quency has been limited by including hysteresis
comparators in the control loops [11, 12]. Figures 9
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Fig. 7 Memory block scheme
Fig. 8 Arithmetic block
Fig. 9 Measured output voltage of Master-Slave parallel-connected 
Buck power converters. Scaling factor K = 0.01
Finally, the »sequential control« block generates
24 control signals in order to manage the operation
of both the inner blocks of the FPGA and the ex-
ternal A/D converters.
The current implementation presented in this pa-
per is based on  the XC4010E-1-PC84 FPGA from
the XC4000 Xilinx family. This device includes
10 000 logic gates and 800 flip-flops embedded into
400 CLB (Configurable Logic Block), and 61 IOB
(Input/Output Block). The current design has spent
368 CLBs (92 % of the available CLB resources),
44 IOBs (77 % of the available IOB resources) and
75 flip-flops (9 % of the available FF resources).
The maximum operating frequency of the design is
of 8.59 MHz. The experimental results have been
obtained using a 6 MHz clock frequency, this mean-
ing that the time required to compute the master-
-slave sliding control law is of 2.66 µs.
5. EXPERIMENTALRESULTS
To experimentally verify the proposed sliding
mode control, an electronic prototype has been
implemented. The Buck converters parameters are
Fig. 11 Measured output voltage and output current of Master-Slave
parallel-connected Buck power converters when a step load change
has been applied. Voltage scaling factor K = 0.01. Current scaling 
factor K = 10 mV/A
Fig. 10 Measured inductor currents of Master-Slave parallel-conec-
ted Buck power converters. Scaling factor K = 50 mV/A
and 10 show a scaled version of both the measured
output voltage and the inductor currents when in-
put voltages are E1 = E2 = 60 V, the output signal is
given by vo(t) = 40 ⋅ sin (2π50t) and the resistive load
is RL = 10 Ω. In order to check the robustness of the
design the load has been step changed from open
circuit to a 5.7 Ω resistive load, the Figure 11
shows the scaled versions of both the measured
output voltage and output current in that case.
Finally, a full wave rectifier acting as a nonlinear
load has been inserted between the parallel inver-
ter system and the resistive load. The scaled ver-
sions of both the measured output voltage and out-
put current in closed loop are shown in Figure 12.
the transfer function of each converter output filter.
Accordingly, in the case of resistive loads, a set of
design restrictions has been established by means
the output filter Bode diagram of each converter
and the output signal parameters (amplitude and
frequency), this facilitating the subsequent design
procedure. Additionally, since the method is gene-
ral, the sliding domain has been also derived when
the inverter system is loaded with reactive or non-
linear loads. Furthermore, this analysis has been ap-
plied to investigate whether the steady-state beha-
vior in terms of the output voltage can also be
reached when some inverters are added or removed
from the modular inverter system. The design has
been validated through both simulation and experi-
mental results.
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Fig. 12 Measured output voltage and output current of Master-Slave
parallel-connected Buck power converters loaded with a full wave
rectifier. Voltage scaling factor K = 0.01. Current scaling factor
K = 10 mV/A
The total harmonic distortion (THD) has been
measured in both cases resulting a 0.2– 0.3 % in
the case of the resistive load and a 0.5– 0.6 % when
the system is loaded with the full wave rectifier.
6. CONCLUSIONS
In this work, a master-slave control scheme ba-
sed on sliding-mode control technique has been ap-
plied to the design of a modular inverter system
composed by N parallel-connected Buck-based in-
verters. As a result, output voltage regulation and
balanced current sharing among the single inverters
is achieved. On the other hand, the overall inverter
system sliding domain has been derived in terms of
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Kaskadno upravljanje paralelno spojenim izmjenjiva~ima zasnovamo na kliznim re`imima. U ovom se ~lanku
opisuje postupak projektiranja sustava upravljanja modularnim izmjenjiva~kim sustavom sa~injenim od N paralelno
spojenih izmjenjiva~a. Sustav upravljanja osigurava regulaciju izlaznog izmjeni~nog napona i ravnomjerno strujno
optere}enje svih izmjeniva~a, {to se posti`e pomo}u skupa kliznih povr{ina i odgovaraju}eg upravljanja koje osigu-
rava gibanje sustava po njima. Postupak projektiranja sustava upravljanja dodatno je pojednostavljen postavljanjem
skupa ograni~enja u vidu ograni~enja parametara invertera te ograni~enja amplitude i frekvencije izlaznog napona.
Funkcionalnost sustava upravljanja ilustrirana je simulacijskim i eksperimentalnim rezultatima dobivenim uz otpor-
no i nelinearno optere}enje izmjeniva~kog sustava.
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